

# Thermoelectric Micro Devices: Current State, Recent Developments and Future Aspects for Technological Progress and Applications

H. Böttner

Fraunhofer Institute for Physical Measurement Techniques

79110 Freiburg, Germany

harald.boettner@ipm.fhg.de, phone: +49/761/8857-121, fax: +49/761/8857-224

## Abstract

Due to their unique expected properties thermoelectric microdevices, thermogenerators as well as Peltier coolers, are of high demand for different applications namely for telecommunication purposes. Thus worldwide efforts are undertaken to expand the technology for thermoelectric devices into the field of typical microsystem technologies including aspects of advanced low dimensional high ZT materials. Favourite material systems are up to now the bismuthtelluride (V-VI) compounds and the silicon/germanium (IV-IV) alloys. Recent results prove the capability to implement low dimensional material of both material systems into microsystem devices and demonstrate wafer based microelectronic technologies for the fabrication of thermoelectric devices even for the non CMOS bismuthtelluride related compounds. Thus this survey will present the state of the art [1-9] in a summary of recent results together with an more extended description of the MicroPelt® approach as an example for a wafer based fabrication concept close to microelectronics manufacturing. Strengths and weaknesses of the different presented technological concepts will be discussed under some viewpoints.

## Introduction

Regardless of the actual intermediate depression of the telecommunication market, this market will be a major driving economic force in the future. Together with the oncoming more powerful PC processors these two examples may illustrate the expected increasing demand of miniaturized coolers with cooling power densities around and above  $100\text{W}/\text{cm}^2$ . Basics and also details may be found in [10,11,12] and literature cited therein. Even though the progress for MicroElectroMechanicalSystems (MEMS) or nanoscale ThermoElectricConverters (TEC), here peltier and generator devices, was pillared essentially by an academic character for a long period nowadays the tendency changes. This is in evidence looking at the emerging wafer based technologies [4,13,14,15] with their orientation to further consumer markets like Infineon's announced innovations in electronics for textiles, i.e. smart cloths [16]. This overview will start with a new illustration of a qualification plot to support the design for various technologies for micro-TEC. In a short summary the actual wafer-technology approaches will be presented and finally a new wafer approach for thick thin-film TEC devices [15] will be described in more detail.

## Qualification Plot for MicroTEC's

Some of the parameters which influence the performance of micro-TECs are described in [10,11,12,14]. These are e.g. the cooling power density as function of temperature difference across the cooler-device [10,14], in particular the dependence on the height of thermocouple [10], or the limitations for close packed thermocouples on a substrate, dependent on the thermal conductivity of different substrates [11,13]. If one considers in detail the problems of a micro-TEC fabrication a lot of more design and technological parameters are important which will also influence the performance of the particular device.

Thus Fraunhofer IPM developed an extended simulation tool resulting in various qualification plots for micro-TEC technologies [17]. The data setup for this simulation comprises all necessary geometrical design parameters for all components of the device and technologically important physical parameters like Seebeck coefficients, thermal- and electrical conductivities of the layers accordingly. Depending on the particular technology, the set of design and physical parameters may be extended or lessened. Based on those sets of parameters, all interesting performance features were calculated. They were summarised and plotted in an n-fold performance (star)-diagramms, fig. 1-3.

We decide to plot an six-fold star, taking from our point




Figure 1. Performance qualification plot for different leg heights.

of view, the most important six performance parameters: the maximum heat flux ( $Q_{\max}$ ) at a given temperature difference across the device (here for example  $\Delta T=10\text{K}$ ), the efficiency  $\varphi$  at  $Q_{\max}$  ( $\varphi(Q_{\max})$ ), the current  $I$  at  $Q_{\max}$  ( $I(Q_{\max})$ ), the sum

of the electrical conductivities,  $S_{\text{device}}$ , the sum of the thermal resistance including hot side thermal resistance,  $\lambda_{\text{device}}$ , and  $\Delta T_{\text{max}}$  at zero heat flux.

For each fig. 1-3 an internal 100% standard (named "bulk value" in fig. 1-3) was fixed. For all fig. 1-3 the material data for good bulk material ZT around 1 for room temperature were taken. In case of fig. 1 the contact resistance was set as  $R_c = 10^{-10} \Omega \text{m}^2$ , a Si wafer was assumed as substrate and the height of the thermocouple for the 100% value was set to  $20 \mu\text{m}$ . Figure 1 shows the qualification plot for various thermocouple heights, for vertically integrated modules. The influence of either thinner or thicker thermocouples, calculated in "%" in relation to the internal standard, is easy to read off.

In the case of the  $40 \mu\text{m}$  thermocouple height the decrease of  $Q_{\text{max}}$  is caused by an increase in Joule heating due to an increase in electrical resistance which outranges the increase in thermal resistance. The increase in  $\Delta T_{\text{max}}$  is directly correlated to this increase of thermal resistance. In the case of the  $10 \mu\text{m}$  thick device the decrease in  $Q_{\text{max}}$  is caused by the increasing influence of Joule heating due to the increasing importance of the contact resistance. Similar to the influence on  $Q_{\text{max}}$  one can explain the results for the other plotted performance parameters.

A corresponding plot may be derived by varied contact resistances here for a leg height of  $20 \mu\text{m}$ . Figure 2 shows the results respectively. It is obvious that  $R_c$  values of  $10^{-9} \Omega \text{m}^2$




Figure 2. Performance qualification plot for different contact resistances, thermocouple height  $= 20 \mu\text{m}$  are useless.

To take advantage of the possible cooling power density of micro TECs one has to choose suitable substrates. On one hand one has to optimize the heat spreading at the TEC hot side on the other hand technological requirements have to be fulfilled. These are e.g. features like simple, easy and cheap availability, mechanical and thermal stability, compatibility of thermal expansion coefficients etc.. The most common substrate in microelectronics is nowadays silicon, which is

available up to 8" and down to thickness of much less than  $50 \mu\text{m}$ .

Thus silicon is very attractive as wafer material for this technological approach. To get a better feeling for substrate influence on the above performance parameters, figure 3 demonstrates the corresponding results. Figure 3 shows, that it might be better to built up a technological route on cheap thin silicon wafers than on diamond ones. The increase for  $\Delta T_{\text{max}}$  and for  $Q_{\text{max}}$  from comparatively thick silicon of  $200 \mu\text{m}$  to a diamond wafer with the same thickness amounts roughly to a factor of 1.2. The virtual, ideal substrate without any thermal resistance increases  $Q_{\text{max}}$  merely by a factor of 1.7. Thus plots like fig. 1-3 may help to find suitable technologies for wafer-based micro TEC fabrication. Similar plots can be calculated for different electrodes or the heat spreaders at the hot side of a peltier-cooler. Also similar qualifications plots can be calculated for thermo-generator




Figure 3. Performance qualification plot for different substrates. indicates  $Q_{\text{max}}$  for an "ideal" substrate without any thermal resistance performances.

Another practical advantage is correlated to the area and shape of the performance star. If the technological results are plotted together with the simulation data accordingly, area and shape acts as a benchmark for the grade of quality of different technological and performance parameters. The more the simulation area is matched by the area derived from experimental data, the better your technology operates.

#### Systematics of the wafer based technologies for micro-TECs

The concepts for all the wafer technologies are quite different. Their description will be organised here as follows:

- Devices fabricated using nanoscale technologies comprising:
  - Nanoscale CMOS devices
  - Nanoscale non CMOS devices
- Devices fabricated using MEMS technologies

comprising:

**MEMS CMOS devices**

**MEMS non CMOS devices**

#### Devices fabricated using nanoscale technologies

The kick-off to explore the potential of nanoscale layered thermoelectric materials was made by Hicks, Dresselhaus and Harman [18,19,20,21]. Their approach to enhance Seebeck coefficient  $S$  ( $\mu\text{V/K}$ ) and electrical conductivity  $\sigma$  ( $\Omega\text{m}$ )<sup>-1</sup> via two dimensional quantum well layers did not result in useable devices up to now.

#### Nanoscale CMOS devices

More promising, if it concerns devices in particular, are the approaches of Fan, Shakouri and LaBounty [5,6,22] who developed thermionic coolers comprising superlattices within the SiGe material system completely based on CMOS technologies [5]. They fabricated p- and n- type semidevices and demonstrated an enhancement in cooling performance compared to bulk material. At elevated temperatures of 200°C for the hot side of their thermionic cooler they measured a temperature difference across the device of 17K [5]. Due to the known decrease of the thermoelectric properties of SiGe with decreasing temperature the performance of those devices is much worse at room temperature.

#### Nanoscale non CMOS devices

Two different technologies have to be mentioned here: Hi-ZTechnologies [1] presented quantum well thermoelectric devices with n-type Si/Si<sub>0.8</sub>Ge<sub>0.2</sub> and p-type B<sub>4</sub>C and B<sub>9</sub>C fabricated from corresponding films. But the deposition is limited to a quite small area of only 1cm<sup>2</sup> [1], which is in fact not yet a common wafer technology.

The second technology is complementary to Hicks approach and linked with the name Venkatasubramanian. While Hicks et al. tried to enhance the product  $S^2\sigma$  in the thermoelectric figure of merit  $Z$  [23], Venkatasubramanian intended to reduce the thermal conductivity  $\kappa$  (W/m\*K) perpendicular to the growth plane of superlattices in the p-type Bi<sub>2</sub>Te<sub>3</sub>/Sb<sub>2</sub>Te<sub>3</sub> and the n-type Bi<sub>2</sub>Te<sub>3</sub>/Bi<sub>2</sub>(Te,Se)<sub>3</sub> material system.

The results obtained [2,24], fig.4, prove that much higher


$$Z = \frac{S^2 * \sigma}{\kappa}$$

thermoelectric efficiencies can be achieved in such superlattice structures compared to the bulk materials.

It should be mentioned that in addition to the decrease in thermal conductivity perpendicular to the superlattice plane also a decrease was found parallel to the planes [25,26] in Bi<sub>2</sub>Te<sub>3</sub> based superlattices and also for the mid-temperature thermoelectric material system based on PbTe [27].

#### Devices fabricated using MEMS technologies

Similar to the nanoscale technologies, solely for the




**Figure 4.** Decrease of lattice thermal conductivity  $\kappa_L$  in (Bi,Sb)<sub>2</sub>Te<sub>3</sub>/Sb<sub>2</sub>Te<sub>3</sub> superlattices [24].

Bi<sub>2</sub>Te<sub>3</sub> and the SiGe (for CMOS technologies) material systems micro-TECs based on wafer technologies were developed.


#### MEMS CMOS devices

P<sub>3</sub>F [3] follows up the idea to combine the CMOS



**Figure 5.** Scheme of the P3F TEC

microthermogenerator with typical MEMS technologies. This (P<sub>3</sub>F) TE-device is designed in particular for harvesting waste energy.



**Figure 6.** Schematic setup of the Infineon CMOS micro TEC [28].

The complete device consists of two docking elements for heat source and for heat spreading and in between the

micromachined TE-device. The thermocouples are made of polySi/Al. Reported performance data [3] are  $19\mu\text{W}$  for  $\Delta T=3\text{K}$  Figure 5 shows the schematic setup of this converter.

Also for harvesting energy Infineon [4,16,28] developed micro TE-devices using a pure 6" CMOS technology. The thermoelectric materials are n- and p-poly-Silicon or alternative poly-SiGe alloys. One specific feature is the high integration of about 60.000 thermocouples for a device of  $25\text{mm}^2$ . This is necessary due to the small height of about  $1\mu\text{m}$  of the thermoelectric legs brought about by the growth of so called LOCOS oxides. The resulting temperature difference across these legs amounts only to about  $10\text{mK}$ . The technological concept is illustrated in figure 6.

The major challenge with this approach is the dominant problem of the contact resistance. The total device resistance amounts to actually several  $\text{M}\Omega$ . Aim is [4,28] to build up a generator supplying  $1\text{V}$  under load and  $1\mu\text{W}$  output power at a temperature difference of  $20\text{K}$  placed on an area of not more than  $25\text{mm}^2$ .

#### ***MEMS non CMOS devices***

All reported technologies were performed with  $\text{Bi}_2\text{Te}_3$  and related compounds.

The first commercial product for microstructured  $\text{Bi}_2\text{Te}_3$  was presented by DTS [8]. The n/p thermogenerator V-VI material is deposited with a thickness of a few  $\mu\text{m}$  onto Kapton<sup>®</sup> foil and structured by wet etching techniques. Details can be found in [29]. One TEC consists of ca. 2500 thermocouples and has a output power of  $1\mu\text{W}$  at  $\Delta T=1\text{K}$ .


A different method for the deposition of the thermoelectric material is chosen by Fleurial *et al.* [10,14]. The n and p thermoelectric materials are deposited electrochemically subsequently on one wafer. The patent [30] describes in detail the device technology. Advantage of this method is the comparable easy deposition of best suitable heights of a few  $10\mu\text{m}$  for the thermoelectric material, fig.1. Disadvantage is the difficulty to produce high quality material directly by electrochemical deposition. Details about the electrochemical deposition of  $\text{Bi}_2\text{Te}_3$  and related materials may also found in [31,32]. A new approach to develop thermoelectric devices using electroplated material in a wafer technology for devices is currently started by [33,34]. In contrary to the Fleurial's concept here the n- and p-type V-VI materials are deposited and optimized on individual wafers. Advantage here is the possibility to handle independent wafers for adjusting the material quality, disadvantage is the necessity to combine the n/p-semidevices at the end of the fabrication process.

#### ***MicroTECs on Si/SiO<sub>2</sub> wafers made from thick sputtered V-VI compounds***

Mainly aimed on telecommunication purposes, Infineon Technologies AG and Fraunhofer IPM [15] develop TECs based on the V-VI-compounds n- $\text{Bi}_2\text{Te}_3$  and p-( $\text{Bi,Sb}$ ) $_2\text{Te}_3$  which can be manufactured by means of regular thin film technology in combination with MEMS technologies. For the manufacturing process, the established methods in semiconductor technologies are used to deposit high quality p- and n-type materials based on V-VI compounds in

thicknesses of several  $10\mu\text{m}$ . We will report here on this new technology in more detail, about material and contact properties, as well as on some preliminary characteristics of first devices.

The fabrication technology is based on a two wafer process which finally leads to the devices by chip to chip, chip to wafer or wafer to wafer soldering. This "two wafers" fabrication principle requires perfectly thickness matched p- and n- material deposition, perfect over-growth of the thermoelectric material over contact electrodes and a novel dry etching techniques of the  $10\mu\text{m}$  or so thick thermoelectric material.



**Figure 7.** Schematic drawing of a possible telecommunication device

Figure 7 depicts a schematic drawing of the device application for telecommunication purposes. According to best material parameters, the following performance may be achieved for an optimum design: maximum temperature difference results to maximum net cooling of  $70\text{K}$ ; at a reduced cooling of  $60\text{K}$  a cooling power of  $0.3\text{W}$  should be possible. It must be mentioned, that in this case contact resistances of  $10^{-11}\Omega\text{m}^2$  were assumed.

#### ***Growth of Thermoelectric Materials***

Both n- $\text{Bi}_2\text{Te}_3$  and p-( $\text{Bi,Sb}$ ) $_2\text{Te}_3$  materials were grown by cosputtering from 6" 99.995% element targets (Bi, Sb, Te) onto prestructured electrodes. In spite of the well known fact of the superior thermoelectric properties of the  $\text{Bi}_2(\text{Se,Te})_3$  alloys, these alloys were not grown due to delivery problems of Se-target suppliers.

The electrodes were structured on  $\text{SiO}_2$ -passivated 4"-Si-wafers. Sticking problems arise from the needed layer thickness due to huge differences of the thermal expansion coefficients for Si ( $3 \cdot 10^{-6}$  at  $300\text{K}$ ) [35] and e.g.  $\text{Bi}_2\text{Te}_3$  ( $-14,4-21,3 \cdot 10^{-6}\text{K}^{-1}$  at  $300\text{K}$ ) [36]. Also performance problems may arise, caused by the known anisotropy of the V-VI-compounds [23,37]. A TEC, operating perpendicular to c-axis, would lead to the best device performances. Due to the chosen growth method one may expect more or less randomly aligned V-VI compound crystals.

#### ***Structural Properties***

N- and p-type materials were successfully grown up to a layer thickness of about  $20\mu\text{m}$ . The growth rates are in the range of  $5\mu\text{m/h}$ . Thermoelectric layers were sputtered on heated (hot sputtered) as well as non-heated (cold sputtered) substrates. Substrate temperatures were taken similar to [25]. SEM analysis was used to visualise roughly the growth direction and overgrowth quality. EDX analysis was used to verify the metal/chalcogen ratio for all grown layers (accuracy  $\pm 0.5\text{at}\%$ ) and to control the Bi/Sb ratio of the p-


type material, X-ray was used for phase analysis. After deposition an additional annealing process under controlled Te pressure is performed in order to stabilise the material properties.

A random non-textured growth can be seen, fig. 8. The left part of figure 8 shows a crack-free thermoelectric material. The cracks on its right part may be caused by the rupture of the sample during the SEM-preparation. The structural performance for hot sputtered material was proved by X-ray diffraction pattern (XRD,  $\Theta/2\Theta$ -analysis) [15]. EDX analysis verify the desired metal/ chalcogen ratio measured with an accuracy of  $\pm 0,5\text{at}\%$  and, in the case of p-type materials the Bi/Sb ratio with the same accuracy.



**Figure 8 :** SEM-picture of a cross section of a 5  $\mu\text{m}$  thick p-(Bi,Sb)<sub>2</sub>Te<sub>3</sub> layer grown over a contact electrode

For cold sputtered "BiTe" the XRD analysis shows unknown phases (certainly not Te and Bi) at about  $2\Theta=20^\circ$  and  $46^\circ$  with grains in the sub-micrometer region. This is indicated by the peak broadening. After annealing the Bi/Te physical mixture aligns to textured regular Bi<sub>2</sub>Te<sub>3</sub> as shown in figure 9.



**Figure 9** XRD analysis of cold sputtered Bi<sub>2</sub>Te<sub>3</sub> as grown and after annealing.

Additional peaks after annealing at  $2\Theta=7,5^\circ$ ,  $15^\circ$  and  $31^\circ$  could be identified as Bi<sub>2</sub>TeO<sub>5</sub> which was formed here during this annealing in a not oxygen-free atmosphere.


#### Thermoelectric properties

The thermoelectric properties for n- and p- type materials were determined at room temperature by van der Pauw Hall-effect and Seebeck-coefficient measurements.


The power factors were calculated using these data. The increase of the Seebeck coefficient from "cold sputtered" to

"hot sputtered" is in accordance to the XRD result, fig. 9 and proves phase formation for heated substrates.


The maximum of the n/p-Seebeck coefficient appears near the existence range of the compound, fig 10a, 11a. The resulting n/p power factors are plotted in fig. 10b, 11b. In figures 10 and 11 it is denoted with "after annealing", that a post growth annealing is performed to enhance the material performance.



**Figure 10a** Seebeck coefficient vs. Te-content for the n-type-(Bi,Te) materials



**Figure 10b** Power factor vs. Te-content for the n-type-(Bi,Te) materials




**Fig.11a:** Seebeck coefficient vs. Te- content for the p-type -(Bi,Sb,Te) materials

As indicated in fig 10, 11, an improvement of the Seebeck coefficient or power factor by post growth annealing is

achieved. Surprisingly the best results were achieved for annealed cold sputtered V-VI-layers.

The reason is up to now not known in detail. One may speculate about a different preferential nucleation, which favours more random alignment during simultaneous phase formation parallel to layer growth for hot sputtered compounds, and a preferential textured growth if one starts with a sub-micrometer grain mixture of the phase forming atoms or supposed pre-phases.




**Figure 11b** Power factor vs. Te-content for the n-type-(Bi,Sb,Te) materials

As the Seebeck coefficients of both annealed types are quite similar, the increase in the power factor is caused by a comparable huge increase of the electrical conductivity for the annealed cold sputtered material. The powerfactors achieved up to now are  $20 \mu\text{W}/\text{cmK}^2$  and  $30 \mu\text{W}/\text{cmK}^2$  for n- and p-type respectively.

#### Device Fabrication

Before dry etching for device definition, fig. 8 left part, a solder metal is structured upon the thermoelectric material. Figure 12 shows a SEM picture of a completely etched semidevice.




**Figure 12.** Processed wafer with gleamy solder, insert left down: etched semidevices for three and four thermocouples; insert right down completely etched semicouple for three thermocouples of  $\sim 50 \mu\text{m}$  width.

It can be seen, that the contact pads are insulated by small gaps in the  $10 \mu\text{m}$  range. An etching angle steeper than  $80^\circ$  was achieved [15].

Semidevices were sawn from n- and p-wafers. The n/p-single chips are aligned to each other and then soldered together.

With devices designed for Peltier cooling, a net cooling of  $\Delta T = 10.6\text{K}$  was achieved. A comparison with predicted data shows, that the contact resistances are around  $10^{-10} \Omega\text{m}^2$ . The devices were tested for long term operation and cycling stability: A device was continuously driven with 250 mA for one week and the net cooling was measured from time to time. The net cooling did not change, it was stable within the accuracy of the temperature measurement. Another important hint for the long term stability is the constancy after cycle tests. After 200 cycles with maximum temperature of  $55^\circ\text{C}$  and minimum temperature of  $-40^\circ\text{C}$  after an overall cycle time of about 90h no significant deterioration was observed. It was also expected that the response time will decrease drastically for microTECs. Figure 13 compares the response time of this microdevice with a typical commercial cooler. The microcooler's response is about 300 times faster compared to the commercial ones.




**Figure 13.** Comparison of the response time of this MicroTEC and the smallest commercially available device for  $\Delta T$  of about  $6^\circ\text{C}$ .

This new technology allows the fabrication of Peltier coolers and thermogenerators. The micro-generators have the same overall dimensions as the Peltier coolers both in the range between  $100 \mu\text{m}^2$  to  $1 \text{mm}^2$ . For the thermogenerators the area of the single p- and n-type elements was reduced in order to increase the number of thermocouples per unit area. In fig. 14 the electric power output of a miniaturized thermoelectric generator is plotted for different external load resistances against the temperature difference between the hot and the cold side. A maximum power output of  $0.67 \mu\text{W}$  at a temperature difference of  $5^\circ\text{C}$  was achieved. Taking the device geometry into account this results in a power density of  $\sim 1.0 \mu\text{W}/\text{mm}^2$ .

The comparison of the results in fig. 14 with the published performance data of D.T.S. [29] and Seiko [38] is shown in Table 1. The micro-thermogenerators are a factor of 10 smaller and possess only 12 thermocouples. The power output of a single thermocouple is a factor of 5 higher than reported

by Seiko and even more the 50 times larger than the values reported by D.T.S., table 1.

Since all devices use the same active thermoelectric material this result once more demonstrates the suitable material deposition, processing and packaging techniques developed for the production of miniaturized microTECs.



**Figure 14.** Dependence of the power output of a miniaturized thermoelectric generator consisting of 12 p-n-junctions for different load resistances  $R_L$  as a function of the external temperature difference.

**Table 1.** Comparison of miniaturized thermoelectric generators. All values are in the case of a matched load resistance and with a temperature difference of 5°K along the thermoelement.

	Area (mm <sup>2</sup> )	Power output (μW)	Number of pn-junctions	Power / couple (nW)
D.T.S.	67.5	1.0	2500	0.4
Seiko	28.0	45.0	5000	9
MicroPelt	1.12	0.67	12	50

## Conclusions

It was shown, that a fabrication of microTECs on wafer level scale is under development using different technological approaches. The materials used are preferentially based on Bi<sub>2</sub>Te<sub>3</sub> related compounds or SiGe based alloys, the latter being preferred for CMOS like fabrication of microTECs. Devices with nanoscale layers or devices fabricated using bulk layers in the 10 μm range, deposited by physical vapour deposition (PVD) like sputtering [15], metal organic chemical vapour deposition (MOVCD) [2] or molecular beam epitaxy (MBE) [1] and electrochemical methods [10] and structured using MEMS technologies are under way.


If the fabrication similar to microelectronics is considered, the former disadvantage concerning the assumed impossibility to adapt microelectronic technologies for Bi<sub>2</sub>Te<sub>3</sub> [5] is disproved through the new development -MicroPelt®. The successful production of these devices opens the way to new prototyping with optimised steps in the processes.

Progress may be expected for the quality of the n- type material by switching to n-Bi<sub>2</sub>(Se,Te)<sub>3</sub> [23].

A comparison of the different technological concepts is difficult due to multifaceted aspects involved. First of all the achievable material properties at the application temperature: as the most important applications for micro-devices will be around room temperature, the devices based on Bi<sub>2</sub>Te<sub>3</sub> related compounds may be more favourable. For device fabrication based on wafer technologies also temperature dependent mechanical properties may play a decisive part in particular, if PVD, MOCVD or MBE deposition is necessary on heated substrates. Another major point concerns the usable technological base of well known processes, e.g. techniques to scale down lateral dimensions to get highly integrated devices. From this point of view the device fabrication based on SiGe is well stocked by existing CMOS processes. Thus up to now no clear decision can be drawn to favour only one technological route. In summary, we are convinced that micro-peltier coolers and micro-thermogenators can be manufactured cost effectively in serial production.

## Acknowledgments

The author grateful acknowledges the extensive support of Infineon Technologies and the enormous work of the whole MicroPelt® staff, fig. 15:



**Figure 15.** MicroPelt® staff

Axel Schubert as head of the Infineon part of MicroPelt®, the Fraunhofer IPM MicroPelt® team with Christa Künzel, Angela Pohlmann, Sabine Sikora-Fries, Alexander Gavrikov, Martin Jaegle, Gerd Kühner, Andreas Mahlke, Joachim Nurnus, Gerd Plescher. Also we will thank Lutz Kirste from Fraunhofer IAF for XRD-analysis. Part of the work was funded by the EC contract IST-2000-28063.

## References

1. [www.hi-z.com](http://www.hi-z.com)
2. Venkatasubramanian, R. *et al.*, "Thin-film Thermoelectric Devices with High Room-temperature Figures of Merit", *Nature*, Vol 413, 11 Oct. 2001 pp. 597-602
3. Pfeiffer, U. P3F, private communication, 2002, [www.p3f.de](http://www.p3f.de)
4. Strasser, M. *et al.*, "Miniaturized Thermoelectric Generators based on poly-Si and poly-SiGe surface Micromachining", *Sensors & Actuators A*, 3179 (2002) pp. 1-8.

5. Fan, X. *et al.*, "Integrated Cooling for Si-Based Microelectronics", *Proc 20<sup>th</sup> Int. Conf. Thermoelectrics*, Beijing, China, June 2001, pp. 405-408.
6. Shakouri, A., "Novel micro-TE coolers using III-V superlattice structures: techniques and possibilities", 14<sup>th</sup> Conference on InP and Related Materials (IPRM 02), Stockholm Sweden, May 14, 2002, to be published in *IEEE Journal of Quantum electronics*, Sept. 2002, [www.fusion.ece.ucsb.edu/~piprek/pubs.html](http://www.fusion.ece.ucsb.edu/~piprek/pubs.html)
7. Yoa, D. J. *et al.*, "MEMS Thermoelectric Microcooler", *Proc 20<sup>th</sup> Int. Conf. Thermoelectrics*, Beijing, China, June 2001, pp. 401-404.
8. <http://www.dts-generator.com/>
9. [www.melcor.com/telecom.htm](http://www.melcor.com/telecom.htm)
10. Fleurial, J.-P. *et al.*, "Thermoelectric Microcoolers for Thermal Management Applications", *Proc 16<sup>th</sup> Int. Conf. Thermoelectrics*, Dresden, Germany, August 1997, pp. 641-645.
11. Semeniouk, V., Fleurial, J.-P., "Novel High Performance Thermoelectric Microcoolers with Diamond Substrates", *Proc 16<sup>th</sup> Int. Conf. Thermoelectrics*, Dresden, Germany, August 1997, pp. 683-686.
12. Semeniouk, V., "Thermoelectric Micro Modules for Spot Cooling of High Density Heat Sources", *Proc 20<sup>th</sup> Int. Conf. Thermoelectric*, Beijing, China, June 2001, pp. 391-396.
13. [www.rti.org](http://www.rti.org)
14. Fleurial, J.-P. *et al.*, "Thick-Film Thermoelectric devices", *Proc 18<sup>th</sup> Int. Conf. Thermoelectric*, Baltimore, USA, 1999 August/September., pp. 294-300.
15. Böttner, H. *et al.*, "New Thermoelectric Components using Micro-System-Technologies", *Proc 6<sup>th</sup> Europ. Workshop on Thermoelectrics*, Freiburg, Germany, September 2001
16. <http://www.wearable-electronics.de/intl/>
17. Jaegle, M. private communication: "Martin's Star" Fraunhofer IPM 2002
18. Hicks, L. D. *et al.*, "Effect of quantum-well structures on the thermoelectric figure of merit," *Phys. Rev. B*, Vol. 47, No. 19 (1993), pp. 12727-12731.
19. Hicks, L. D. *et al.*, "Experimental study of the effect of quantum-well structures on the thermoelectric figure of merit," *Phys. Rev. B*, Vol. 53, No. 16 (1996), pp. R10493-R10496
20. Dresselhaus, M. S. *et al.*, "Low Dimensional Thermoelectrics," *Proc. 16<sup>th</sup> International Conference on Thermoelectrics*, Dresden, Germany, August 1997, pp. 92-99.
21. Harman, T. C. *et al.*, "High Thermoelectric Figures of Merit in PbTe Quantum Wells," *J. Electronic Mater.*, Vol. 25, No. 7 (1996), pp. 1121-1127.
22. LaBounty, C. *et al.*, "Wafer-Fused Thin Film Cooler Semiconductor Laser Structures, *Proc 20<sup>th</sup> Int. Conf. Thermoelectrics*, Beijing, China, June 2001, pp. 397-400
23. Rowe, D.M.(edit.), *CRC Handbook of Thermoelectrics* CRC Press, Boca Raton, New York, London, Tokyo, 1995 ISBN 0-8493-0146-7
24. Venkatasubramanian. R., "Lattice Thermal Conductivity Reduction and Phonon Localizationlike Behavior in Superlattice Structures, *Phys. Rev. B* Vol.61, (2000), pp. 3091-3097.
25. Nurnus, J. *et al.*, "Structural and Thermoelectric Properties of Bi<sub>2</sub>Te<sub>3</sub> Based Layered Structures", *Proc 19<sup>th</sup> Int. Conf. Thermoelectrics* Cardiff, U.K., August 2000, pp. 236-240.
26. Lambrecht, A. *et al.*, High Figure of Merit ZT in PbTe and Bi<sub>2</sub>Te<sub>3</sub> Based Superlattice Structures by Thermal Conductivity Reduction, *Proc 20<sup>th</sup> Int. Conf. Thermoelectrics*, Beijing, China, June 2001, pp. 335-339.
27. Beyer, H. *et al.*, "PbTe based superlattice structures with high thermoelectric efficiency", *Appl., Phys., Lett.*, Vol 80, No. 7 (2002), pp. 1216-1218.
28. Strasser, M. *et al.*, "Microscale BIMOS Thermoelectric Generators Based on Surface Micromachining " *Proc 6<sup>th</sup> Europ. Workshop on Thermoelectrics*, Freiburg, Germany, Sept. 2001
29. Stordeur, M. *et al.*, "Low Power Thermoelectric Generator-Self-Sufficient Energy Supply for Micro Systems", *Proc 16<sup>th</sup> Int. Conf. Thermoelectrics*, Dresden, Germany, Aug 1997, pp. 575-577.
30. Fleurial, *et al.*, "Microfabricated Thermoelectric Power-Generation Device", *Int. Appl. No PCT/US99/18036*, WO 00/08693, US Patent 6.388.185 B1, May 14, 2002
31. Magri, P. *et al.*, "Electrodeposition of Bi<sub>2</sub>Te<sub>3</sub> Films", *Proc 139<sup>th</sup> Int. Conf. Thermoelectrics* Kansas City, USA, August 1994, pp. 277-281
32. Michel, St., "Preparation of Bi<sub>2</sub>(Te<sub>1-x</sub>Se<sub>x</sub>)<sub>3</sub> Films by Electrodeposition", *Proc 6<sup>th</sup> Europ. Workshop on Thermoelectrics*, Freiburg, Germany, Sept. 2001
33. Jaegle, M., "A technology for thermoelectric devices based on electroplated V-VI Materials", to be presented at *Proc 7<sup>th</sup> Europ. Workshop on Thermoelectrics*, Pamplona, Spain, Oct. 2002
34. Diliberto, S., "Wafer-level electrodeposition of thermoelectric bismuth tellurides", to be presented at *Proc 7<sup>th</sup> Europ. Workshop on Thermoelectrics*, Pamplona, Spain, Oct. 2002
35. Madelung, O. (edit.), *Landolt-Börnstein, New Series, Group III, Volume 17 Semiconductors, Subvol. A, Physics of Group IV Elements and III-V Compounds*, Springer Verlag Berlin-Heidelberg, ISBN 3-540-10610-2 (1982), p. 62
36. Madelung, O. (edit.), *Landolt-Börnstein, New Series, Group III, Volume 17 Semiconductors, Subvol. F, Physics of Non-Tetrahedrally Bonded Binary Compounds II*, Springer Verlag Berlin-Heidelberg, ISBN 3-540-10610-2 (1982), p. 277
37. *ibid.* pp. 272-280
38. data taken from [www.zts.com](http://www.zts.com)